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Discrete correlation processor as a building core of a
digital optical computing system: architecture and
optoelectronic embodiment
Keiichiro Kagawa, Yusuke Ogura, Jun Tanida, and Yoshiki Ichioka
In this paper we present a general-purpose discrete correlation processor ~DCP! expected to be the
building core block of a digital optical computing system. The DCP-1 is embodied by optoelectronic
devices such as a VCSEL and a complementary metal-oxide silicon photodetector. The application
targets of the DCP-1 are optical interconnection and various types of digital optical computing. It is
expected that digital optical computing techniques coupled with the optoelectronic technology will provide
large capability and flexibility in information processing. Introduction of a processing scheme of optical
array logic enlarges the applicable field of the DCP-1 as well as its processing capability. With the
experimental DCP-1 a bit error rate smaller than 1029 was obtained for A z B# operation under a 500-kHz
clock rate. © 1999 Optical Society of America
OCIS codes: 200.2610, 200.3760, 200.4660.
1. Introduction
Digital optical computing is a promising technologi-
cal field, owing to the excellent features of light
for information processing, e.g., large parallelism,
high-speed, and large communication capability.
Smart-pixel technology,1 in which integration of
semiconductor electronic circuits and optical input–
output ports is positively applied, is one of the impor-
tant technical foundations for digital optical
computing. Great progress in smart-pixel research
enables us to design various kinds of optoelectronic
devices with ultrawide communication bandwidths.
To show the smart-pixel applications, various dem-
onstration systems have been presented, for example,
sorting systems,2 optical backplanes,3 network rout-
ers,4 and so on. Because of the steady increase in
integration density and operation frequency of very
large scale integration ~VLSI! chips, smart-pixel tech-
nology seems to be effective for ultra-high-speed op-
tical interconnection systems.
From the viewpoint of optical application, the cur-
rent optical interconnection demonstrators use optical
properties for simple data links only; thus they do not
make the best use of the unique features of light.
Therefore there is the question of whether such optical
data links will retain their advantage over electronic
counterparts when wafer-scale integration and the
stacked structure of thinned VLSI chips5 become ac-
cessible. To explore the utility of the optical technol-
ogies, sophisticated applications should be considered.
Motivated by the above findings, we study an ad-
vanced form of optical interconnection based on opto-
electronic hybrid technologies. The essential idea of
the architecture is effective use of optical computing
techniques in the optoelectronic hybrid system. Not
only simple data transfer but also parallel operations
over the image data are achieved by the architecture.
The core part of the architecture is a discrete correlat-
ing processor ~DCP!, which is one of the most funda-
mental operations in digital optical computing.
To provide an example of the DCP, we constructed
an experimental processor, DCP-1, with VCSEL’s
and complementary metal-oxide silicon photodetec-
tors ~CMOS-PD’s!. To our knowledge, the DCP-1 is
the first demonstrator of optical-intensive digital op-
tical computing embodied by optoelectronic devices.
As a concrete scheme for logic implementation, opti-
cal array logic ~OAL! is adopted on the DCP-1. With
the help of OAL,6 the system consisting of the DCP-1
can execute a wide range of applications including
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image processing,7–9 numerical processing,10 data-
base management,11 etc.
In this paper, the concept of the DCP is presented
and the experimental results obtained by the DCP-1
are described to show the feasibility of the digital op-
tical computing embodied by optoelectronic devices.
In Section 2 the architecture of the DCP is explained,
and in Section 3 two types of DCP-1 with different
configurations are described. In Section 4, experi-
mental results obtained by the experimental DCP-1’s
are presented and their performance is evaluated.
2. Architecture
The fundamental operation performed by the DCP is
discrete correlation. Discrete correlation is defined
as follows:
gi, j 5 (
m
(
n
km,nfi2m, j2n, (1)
where f and g are the input and the output images and
k is a correlation kernel that determines the contents
of the operation. Illustrative explanation of discrete
correlation is shown in Fig. 1. Discrete correlation is
an essential and commonly used operation in various
digital optical computing techniques. As presented
by many researchers, discrete correlation coupled with
a spatial coding technique enables us to achieve flexi-
ble operations on two-dimensional images.12,13 In the
spatial coding technique a single image or multiple
target images are converted into a spatially coded im-
age f according to a predefined coding rule. A logical
or arithmetic operation is configured by the contents of
the correlation kernel k and the coding rule.
A noncoded technique for optical computing has
been presented.14 This technique has the potential to
achieve optical logic with simple optical components.
However, the technique seems difficult to implement
practically, owing to a lack of high-speed image dis-
play devices and to difficulty in image alignment.
On the basis of what we know about current opto-
electronic technology, some optoelectronic devices
such as VCSEL data should be used for high-speed
processing, in which the spatial coding process is not
necessarily a troublesome task. In addition, the
spatial coding technique can minimize difficulty in
alignment, because coded patterns to be overlapped
are located neighboring positions. Therefore we
adopt the spatial coding scheme in our architecture.
As an example of a spatially coded scheme, OAL is
explained. Figure 2 shows a schematic diagram of
OAL. A pair of binary images are converted into a
coded image according to the spatial coding rule.
Original images with N 3 N pixels are expanded to a
coded image with 2N 3 2N pixels by the encoding.
Then discrete correlation is applied to the coded im-
age with an operation kernel, which is identical to the
correlation kernel. The pattern of the operation ker-
nel specifies the logical operation. The correlated
image is sampled pixel by pixel, and the signal is
inverted to obtain the output image. For arbitrary
logical operation, OR operation must be executed for a
set of sampled images produced by different opera-
tion kernels.
Figure 3 shows a block diagram of the DCP archi-
tecture. The system is composed of three blocks:
image emitter, optical correlator, and image detector.
For the image emitter an array of point sources, e.g.,
a VCSEL array, is used. The optical correlator per-
forms discrete correlation with various optical
setups. As the image detector, a high-speed semi-
conductor array sensor can be used. Since all the
operations in the DCP are executed in parallel, the
degree of parallelism directly affects the processing
performance. Therefore scalability of the perfor-
mance in space and time is an important feature of
the architecture.
The DCP can be applied to various application
fields: simple optical interconnection, parallel pro-
cessing based on a spatial coding technique, and
Fig. 1. Fundamental procedure of discrete correlation.
Fig. 2. Procedure of OAL scheme.
Fig. 3. Architecture of DCP.
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computing-oriented optical interconnection.15,16
Centering a core processor based on the DCP, we can
construct an optoelectronic hybrid computing system
effectively.
3. DCP-1: Optoelectronic Embodiment
As examples of the DCP, two experimental systems
were constructed. One is a static kernel system ~type
A!, and the other is a dynamic kernel system ~type B!.
Figure 4 shows their optical setups. As the image
emitter, an 8 3 8 VCSEL array ~Gigalase, Micro Op-
tical Devices; emitting wavelength, 850 nm; pixel
pitch, 250 mm! was used. The VCSEL’s were driven
by the driver supplied by the United States–Japan
Joint Optoelectronics Project ~JOP!, whose maximum
operation speed is estimated by SPICE simulation to be
greater than 100 MHz. The swing of the driving cur-
rent is controlled by bias voltage Vbias and modulation
voltage Vss. For the optical correlator, a 4-f Fourier
transform configuration was adopted with a computer-
generated hologram ~CGH! filter specifying the corre-
lation kernel. The correlated image was detected by a
CMOS-PD array with 4 3 4 pixels ~supplied by JOP!.
The maximum operation speed of the detector is 15
MHz for 100 mW of incident light. The pixel pitch and
the photosensitive areas are 250 mm 3 250 mm and
110 mm 3 110 mm, respectively. The photosignal is
amplified and binarized by a series of two comparators
in the receiver circuit. The threshold signal level can
be controlled by two external voltages, Vt1 and Vt2,
which are threshold voltages to the first and the second
comparators. Because the pixel pitches of the VCSEL
array and the CMOS-PD array are identical, the mag-
nification ratio of the optical system f2yf1 must be set
as 0.5 to satisfy the sampling condition of the OAL
scheme.
The difference between two types of DCP-1 is the
method of CGH embodiment. Although the perfor-
mance of recent spatial light modulators ~SLM’s! has
increased notably, there is no candidate for the CGH
filter that can control the wave front of light signals at
the high speed rate with high optical efficiency and
contrast ratio. As an alternative solution, two kinds
of prototype were considered for the different applica-
tion targets. In general, static filters can be realized
by optical passive devices, which provide fast operation
speed in exchange for processing flexibility. Dynamic
filters are attractive for flexibility and applicability.
However, their optical transmission is relatively low,
and the setup time for changing the filter patterns is
too slow compared with the transmission bit rate of the
optical signals. The optical component devices used
in both types of DCP-1 are summarized in Table 1.
The lenses in the optical systems are common for con-
venience of changing the configurations.
The CGH filter for the type A system is embodied
by a binary phase-only filter etched on a SiO2 sub-
strate. The filter pattern is exposed by a laser beam
writer17 onto photoresist ~Model AZ1500, Hoechst In-
dustry Ltd.! spin-coated on a SiO2 substrate. After
the development the pattern is etched by ionized CF4
gas. In the type B system the filter pattern is di-
rectly displayed on a ferroelectric liquid crystal-
(FLC-) SLM ~SLM Developer Kit, Displaytech! with
binary amplitude modulation. The resolution and
Fig. 4. Optical setups for the DCP-1 of ~a! type A and ~b! type B.
Table 1. Specifications of Optoelectronic Devices Used in the DCP-1
Product Supplier Array Size
Pixel
Pitch ~mm!
Pixel Size
~mm!
Operational
Speed Etc.
VCSEL array,
Gigalase
Micro Optical Devices 8 3 8 250 f8 — —
VCSEL driver JOP 16 IyOa — — .100 MHz —
Ferroelectric spatial
light modulator,
SLM Developer
Kit
Displaytech 256 3 256 15 14 2.5 kHz at
25°C
Reflectivity,
,20%; peak oper-
ating wavelength,
680 nm
CMOS photodetector JOP 4 3 4 250 110 15 MHz —
Planar microlens
arrayb
Micro-Opt 0.96 mm
3 0.96 mm
250 f250 — Focal length, 720
mm at 850 nm
aIyO, input–output.
bModel PML FW0250S0096S-NC.
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the pixel pitch of the FLC-SLM are 256 3 256 and 15
mm, respectively. The contrast ratio of the dis-
played image is 100:1 ~zero order at 633 nm!, and the
maximum operation speed is 2.5 kHz at 25 °C.
A practical problem of the VCSEL array is its large
divergence angle, typically 615°, which causes opti-
cal loss, owing to the small aperture size of the lenses
and the SLM. To converge the beam into the aper-
ture of the FLC-SLM, 3.84-mm2, we use a planar
microlens ~PML! array ~Model PML-FW0250S0096S-
NC, Micro-Opt!. The pitch of the lenslets is identi-
cal to that of the VCSEL array ~250 mm!, and the focal
length is 720 mm at 850 nm.
To design the CGH filters, we used a method based
on the Gerchberg–Saxton algorithm.18,19 The basic
procedure of the algorithm is iteration of a sequence of
Fourier and inverse-Fourier transformations under
constraints to obtain the target intensity profile of the
point-spread function. In our design the following pa-
rameters were used: the pixel pitch of VCSEL array
d, the number of VCSEL’s N 3 N, the pixel pitch of the
filter D, the wavelength of the VCSEL’s l, and the focal
length of the second lens f2 shown in Fig. 4. Figure 5
shows the reconstructed image of the CGH filter,
which is identical to the pattern of the correlation ker-
nel. When an image is displayed at the VCSEL ar-
ray, its correlated image is obtained at the position of
the 21st diffraction. For full interconnection be-
tween all pixels in the input image the size of the
correlation kernel is 2N 2 1. The minimum value of
f2 is given by the condition that the 0th diffraction
image of the VCSEL array and the correlated image by
the 21st diffraction do not overlap. Considering the
parameters d 5 250 mm, l 5 850 nm, D 5 15 mm
~SLM!, and N 5 8, we determine that f2 is 80 mm; so
the margin between the two images is 133.3 mm.
4. Experimental Results
To evaluate the performance of the constructed
DCP-1’s, we observed several characteristics includ-
ing the optical efficiency of the CGH filter, the max-
imum frequency of electric and optical signals, and
the speed of logical operation.
Figure 6 shows the electric and the optical signals
observed in the experimental system. The wave-
forms of the function generator ~Model 33120A,
Hewlett Packard!, the VCSEL driver, and the optical
output detected by the avalanche photodetector mod-
ule ~Model S5331–01; Hamamatu Photonics; band-
width 100 MHz! are depicted for several operation
speeds. For the VCSEL driver, Vbias and Vss were
set to 4.95 and 6.1 V, respectively. The optical in-
tensity was 22 mW ~measured by an optical power
meter!, and the contrast ratio between the ON and the
OFF states of the VCSEL was more than 100:1. As
seen from the results, the driver circuit functions at
least up to 8 MHz.
Optical efficiency is an important factor for deter-
mining the operation frequency of the optoelectronic
system. Table 2 shows the measured optical effi-
ciencies to verify the effect of the PML array. With
the PML array the divergence angle of the emitting
beam from the VCSEL is reduced to 60.9° from 615°
so that the optical efficiency is improved to be 13.75%
~4.3 times the case without the PML array!. The
main reason for the remaining optical loss is the mis-
match between the divergence angle of the VCSEL
and the field angle of the PML.
We reconstructed several CGH filters in the type A
and type B systems to observe the diffraction effi-
ciency and the quality of the output images. We
designed a CGH filter to execute an operation A Q B,
whose fan-out number is 2. The pixel size and the
pattern size were the same in both systems, which
Fig. 5. Reconstructed image plane mapping for ~a! a single light
source and ~b! a VCSEL array.
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were 15 mm 315 mm and 256 3 256 pixels, respec-
tively. Observed diffraction efficiencies of the CGH
filters were 37.14% ~type A! and 5.2% ~type B!. The
reason for low diffraction efficiency of type B is that
the SLM is operated by amplitude modulation. Fig-
ure 7 shows experimental results of the correlation.
The average diameters of the type A and type B re-
constructed spots were 60 and 115 mm, which were
smaller than the detector area, 120 mm 3 120 mm.
The differences between the theoretical and the ex-
perimental correlation patterns in Fig. 7 were caused
by a malfunction of the VCSEL drivers.
On the type A system we measured bit error rate
~BER! of operations A z B# and A Q B for pseudoran-
dom sequences of input signals. The BER is defined
as the ratio of the number of logical errors to the total
number of pairs of input bit signals. Since operation
A z B# is achieved by an operation kernel with a single
point pattern, we can implement it by a simple im-
aging system with lateral translation so that no CGH
filter is inserted and so that the system shows the
maximum performance. In the measurement the
109-bit-long pseudorandom sequences were gener-
ated by a personal computer ~PC!, and the optical
outputs were stored in the memory of the PC to cal-
culate the BER. On the experimental system no er-
ror occurred in the measurement of logical operation
A z B# under 500 kHz, which was restricted by the
maximum speed of the PC’s input–output. There-
fore we concluded the BER was smaller than 1029
under 500 kHz. For the operation A Q B the BER
was 1025 at 25 kHz for the 105-bit-long pseudoran-
dom sequence. Degradation of the contrast ratio of
the correlation image and the optical efficiency of the
system forced us to reduce the operation speed. In
the type B system the CMOS-PD could not detect the
logical results, because the light intensity was too
weak for the CMOS photodetectors ~but was suffi-
cient for the CCD camera for observing the correla-
tion images!. The reasons for detection failure are
assumed to be the mismatch between the designed
specification of the peak operating wavelength of the
Fig. 6. ~a! System block diagram for measurement of signals.
~b!–~d! Measured waveforms; CH1 and CH2 are output signals of
a function generator ~Model 33120A, Hewlett Packard! and a
VCSEL driver, respectively; CH3 is amplified photocurrent from
an avalanche photodiode module ~Model S5331–01, Hamamatu
Photonics!.
Table 2. Optical Efficiencies for the Different Setupsa
System Configuration Lenses ~%!
Filter
Transmission
(%)
Diffraction
Efficiency
~%! Fan-Out Etc. (%)
Total
Efficiency
~%!
Type A simple imaging 3.2 — — 1 — 3.2
without PML — — 1 — 13.75
Type A simple imaging
with PML
Total: 13.75
PML BL
13.75 ,100 63.34 31.74 2 — 1.62
Type A with CGH
phase-only filter and
PML
Total: 13.75
PML BL
13.75 ,100 — 5.2 2 PBS 0.03
Type B with PML Total: 13.75
PML BL
13.75 ,100
and
SLM,
8.4
aBL, balk lens; PBS, polarized beam splitter.
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SLM, 680 nm, and the emission wavelength of the
VCSEL’s, 850 nm, as well as the low diffraction effi-
ciency of the SLM caused by amplitude modulation.
5. Conclusions
In this paper we have presented a discrete correlation
processor ~DCP! as a building core block of a digital
optical computing system. On the basis of state-of-
the-art optoelectronic technologies, two types of sys-
tem ~DCP-1! were constructed. We adopted an OAL
scheme on the DCP-1 and successfully confirmed the
achievement of optical logic operations. For the
DCP-1 with a static kernel, the experimental results
show that the maximum frequency of the electric
circuit is 8 MHz and that the BER is smaller than
1029 for a logical operation at 500 kHz. The maxi-
mum speed is restricted by the response time of the
photodetector. Because the response time is heavily
affected by the incident optical power, improvement
of the optical power efficiency is a critical issue for
future development.
This research was supported by JOP user funding
from the Real World Computing Partnership ~RWCP!.
The authors are grateful for the activities of JOP.
References
1. T. Kurokawa, S. Matso, T. Nakahara, K. Tateno, Y. Ohiso, A.
Wwakatsuki, and H. Tsuda, “Design approaches for VCSEL’s
and VCSEL-based smart pixels toward parallel optoelectronic
processing systems,” Appl. Opt. 37, 194–204 ~1998!.
2. D. T. Neilson, S. M. Prince, D. A. Baillie, and F. A. P. Tooley,
“Optical design of a 1024-channel free-space sorting demon-
strator,” Appl. Opt. 36, 9243–9252 ~1997!.
3. D. V. Plant, “Constructing a free space optical backplane:
challenges and choices,” in Optics in Computing, Vol. 8 of 1997
OSA Technical Digest Series ~Optical Society of America,
Washington, D.C., 1997!, pp. 156–158.
4. T. Mark Pinkston, M. Raksapatchawarong, and Y. Choi,
“WARRP core: optoelectronic implementation of network-
router deadlock-handling mechanisms,” Appl. Opt. 37, 276–
283 ~1998!.
5. M. Koyanagi, H. Kurino, K. Sakuma, and K. W. Lee, “Future
system-on-silicon LSI systems,” IEEE Mirco. 18, 17–22 ~1998!.
6. Y. Ichioka and J. Tanida, “Optical parallel logic gates using a
shadow-casting system for optical digital computing,” Proc.
IEEE 72, 787–801 ~1984!.
J. Tanida, T. Konishi, and Y. Ichioka, “P-OPALS: pure optical
parallel array logic system,” Proc. IEEE 82, 1668–1677 ~1994!.
7. J. Tanida and Y. Ichioka, “Programming of optical array
logic. 1. Image data processing,” Appl. Opt. 27, 2926–
2930 ~1988!.
8. J. Tanida and Y. Ichioka, “Programming of optical array logic.
2. Image data processing,” Appl. Opt. 27, 2931–2939 ~1988!.
9. S. Kakizaki, J. Tanida, and Y. Ichioka, “Gray image processing
using optical array logic,” Appl. Opt. 31, 1093–1102 ~1992!.
10. J. Tanida, M. Fukui, and Y. Ichioka, “Programming of optical
array logic. 2. Numerical data processing based on pattern
logic,” Appl. Opt. 27, 2931–2939 ~1988!.
11. M. Iwata, J. Tanida, and Y. Ichioka, “Database management
using optical array logic,” Appl. Opt. 32, 1987–1995 ~1993!.
12. K. H. Brenner, A. Huang, and N. Streibl, “Digital optical com-
puting with symbolic substitution,” Appl. Opt. 25, 3054–3060
~1986!.
13. M. Fukui and K. Kitayama, “Applications of image logic alge-
bra: wire routing and numerical data processings,” Appl.
Opt. 31, 4645–4656 ~1992!.
14. S. Jutamulia and G. Storti, “Noncoded shadow-casting logic
array,” Appl. Opt. 28, 4517–4518 ~1989!.
15. Y. Awatsuji, N. Sakamotom, H. Utsuro, J. Tanida, and Y.
Ichioka, “Optical array logic network computing: design of a
prototype system,” Opt. Rev. 4, 199–202 ~1997!.
16. Y. Awatsuji, N. Sakamotom, J. Tanida, and Y. Ichioka, “Design
and construction of experimental optical array logic network
computing system,” in Optics in Computing, Vol. 8 of 1997
OSA Technical Digest Series ~Optical Society of America,
Washington, D.C., 1997!, pp. 9–11.
17. Y. Ogura, Y. Ichioka, S. Taniguchi, Y. Mokuno, and K. Mat-
suoka, “Design of phase only optical element for laser beam
drawing system with high resolution,” in Extended Abstracts of
Optics Japan ~Optical Society of Japan, Tokyo, 1998!, pp.
47–48 ~in Japanese!.
18. R. W. Gerchberg and W. O. Saxton, “A practical algorithm for
the determination of phase from image and diffraction plane
pictures,” Optik (Stuttgart) 35, 237–246 ~1972!.
19. F. Wyrowski, “Diffractive optical elements: iterative calcula-
tion of quantized, blazed phase structures,” J. Opt. Soc Am. A
7, 961–969 ~1990!.
Fig. 7. Encoded and correlated images of types A and B for a pair of input images.
10 December 1999 y Vol. 38, No. 35 y APPLIED OPTICS 7281
